SAT-based Approaches for Test & Verification of Integrated Circuits (Part II)

Albert-Ludwigs-Universität Freiburg

Dr. Tobias Schubert Chair of Computer Architecture Institute of Computer Science Faculty of Engineering schubert@informatik.uni-freiburg.de

Summer School on Verification Technology, Systems & Applications 2015

SAT-based ATPG – Testing of Sequential Circuits

Problems specific wrt. test of sequential circuits

- Initialization
 - Circuit's state at the beginning of test application might be unknown
- Counters
 - Setting a counter to a specific value might take a lot of clock cycles
- Complexity of test generation
 - Finding a sequence to distinguish between a faulty and a fault-free chip might require a large number of state transitions

SAT-based ATPG – Testing of Sequential Circuits

Problems specific wrt. test of sequential circuits

- Initialization
 - Circuit's state at the beginning of test application might be unknown
- Counters
 - Setting a counter to a specific value might take a lot of clock cycles
- Complexity of test generation
 - Finding a sequence to distinguish between a faulty and a fault-free chip might require a large number of state transitions
- \Rightarrow Practical methods reduce sequential to combinatorial ATPG
- \Rightarrow Solution: "Design for Testability"-techniques within the chips
- \Rightarrow Example: Scan-based designs

BURG

SAT-based ATPG - Scan-based Designs



112/192

REIBURG

SAT-based ATPG - Scan-based Designs



Test flow

- 1 Scan in data into SFFs
- 2 Apply test vector to PIs
- 3 Perform the test
- 4 Check POs
- 5 Scan out & check the data available at SFFs

BURG

Outline





Sequential Equivalence Checking





Sequential Equivalence Checking





Sequential Equivalence Checking



UNI FREIBURG

What can we do with equivalence checking of sequential circuits?

- Functional equivalence of two sequential circuits (in general) provable
- We cannot prove with equivalence checking whether a circuit satisfies a more abstract specification, which is not given as a sequential circuit or a deterministic finite automaton!

Examples for such abstract specifications are

- Safety properties
- Liveness properties
- ⇒ New specification language(s) for timed properties and in connection with that new proof methods are necessary!



Preliminaries – Kripke Structure

To model computational runs of a sequential circuit, Kripke structures (also referred to as temporal structures) can be used:

Definition (Kripke structure, temporal structure)

A Kripke structure *M* is a 4-tuple M := (S, I, R, L) consisting of

- a finite set S of states
- a set $\emptyset \neq I \subseteq S$ of initial states
- a transition relation $R \subseteq S \times S$ with $\forall s \in S \exists t \in S : (s,t) \in R$, and
- a labeling function $L: S \to 2^V$, where V is a set of propositional variables (atomic formulas, atomic propositions).
- Atomic propositions are observable elementary properties of states, like "a timeout has occured", "a request has been made"
- Using such a temporal structure, we can derive all possible computational runs. They are obtained by "unrolling" the Kipke structure according to its transition relation R

UNI FREIBURG

Temporal propositional logic = Propositional logic + Temporal operators



Temporal propositional logic = Propositional logic + Temporal operators

Linear temporal operators

They make statements about a single path of the computation tree:

Path quantifiers



Temporal propositional logic = Propositional logic + Temporal operators

Linear temporal operators

They make statements about a single path of the computation tree:

 Gφ: Formula φ holds in every state on the path ("globally" or "always")

Path quantifiers



Temporal propositional logic = Propositional logic + Temporal operators

Linear temporal operators

They make statements about a single path of the computation tree:

- Gφ: Formula φ holds in every state on the path ("globally" or "always")
- Fφ: Formula φ holds in some state on the path ("finally" or "eventually")

Path quantifiers



Temporal propositional logic = Propositional logic + Temporal operators

Linear temporal operators

They make statements about a single path of the computation tree:

- Gφ: Formula φ holds in every state on the path ("globally" or "always")
- Fφ: Formula φ holds in some state on the path ("*finally*" or "*eventually*")
- Xφ: Formula φ holds in the second state on the path ("next")

Path quantifiers



Temporal propositional logic = Propositional logic + Temporal operators

Linear temporal operators

They make statements about a single path of the computation tree:

- Gφ: Formula φ holds in every state on the path ("globally" or "always")
- Fφ: Formula φ holds in some state on the path ("*finally*" or "*eventually*")
- Xφ: Formula φ holds in the second state on the path ("next")
- φ**U**ψ: Formula φ holds in every state on the path until a state is reached where ψ holds ("until")

Path quantifiers

Temporal propositional logic = Propositional logic + Temporal operators

Linear temporal operators

They make statements about a single path of the computation tree:

- Gφ: Formula φ holds in every state on the path ("globally" or "always")
- Fφ: Formula φ holds in some state on the path ("*finally*" or "*eventually*")
- Xφ: Formula φ holds in the second state on the path ("next")
- φ**U**ψ: Formula φ holds in every state on the path until a state is reached where ψ holds ("until")

Path quantifiers

They make statements about properties of states:

 Aφ: Formula φ holds on all paths starting in this state ("for all paths")

Temporal propositional logic = Propositional logic + Temporal operators

Linear temporal operators

They make statements about a single path of the computation tree:

- Gφ: Formula φ holds in every state on the path ("globally" or "always")
- Fφ: Formula φ holds in some state on the path ("*finally*" or "*eventually*")
- Xφ: Formula φ holds in the second state on the path ("next")
- φ**U**ψ: Formula φ holds in every state on the path until a state is reached where ψ holds ("until")

Path quantifiers

- Aφ: Formula φ holds on all paths starting in this state ("for all paths")
- Eφ: Formula φ holds on some path starting in this state ("there exists a path")

Property/Model Checking in a Nutshell



118 / 192

JNI FREIBURG

Property/Model Checking in a Nutshell



Tobias Schubert - SAT-based Test & Verification

118 / 192

Idea

Formulate the existence of paths with certain properties as satisfiability problem

- Only properties which require the existence of paths
 - Certificate or counterexample depending on context
 - E.g.: Counterexamples for safety and liveness
- In general, arbitrarily long paths necessary, but this is not possible in SAT!
- Restriction to finite path lengths ⇒ bounded model checking



Given

- Kripke structure M
- Temporal formula φ "suited for BMC"
- Maximum unrolling depth k

Model Checking

$$\blacksquare M \models \varphi?$$

Bounded Model Checking

- $\blacksquare M \models_k \varphi?$
- \models_k means in this context that from the initial states in *M*, the outgoing paths are considered only up to a maximum length *k*





121 / 192

VTSA'15

Tobias Schubert - SAT-based Test & Verification



Let φ be a temporal formula and k = 1. $M \models_1 \varphi$?





Let φ be a temporal Formula and k = 2. $M \models_2 \varphi$?



Tobias Schubert - SAT-based Test & Verification



VTSA'15

Tobias Schubert - SAT-based Test & Verification

121 / 192

BURG

- -

General flow

- Generate a propositional logic formula from the given Kripke structure *M*, property φ , and unrolling depth *k*, which is satisfiable iff $M \models_k \varphi$
- 2 Translate the formula generated above into CNF
- 3 Solve it with a SAT solver
 - CNF satisfiable \Rightarrow *M* $\models_k \varphi \Rightarrow$ certificate/counterexample
 - CNF unsatisfiable $\Rightarrow M \not\models_k \varphi \Rightarrow$ no statement can be made regarding $M \models \varphi$

Repeat the steps from 1 to 3 with increasing values for k until either a counterexample is found, or a fixed stopping criterion is met



Construction of the propositional logic formula

Definition

Let M = (S, I, R, L) be a Kripke structure, φ a property, and k an unfolding depth. Then the characteristic function $[\![M, \varphi]\!]_k$ corresponding to M, φ , and k is defined as

$$I(s_0) \wedge \left[\bigwedge_{i=0}^{k-1} R(s_i, s_{i+1}) \right] \wedge \left[\bigwedge_{s_j \in S} (s_j \to L(s_j)) \right] \wedge P_k(\varphi)$$

with

- $I(s_0)$: characteristic fct. of the initial states,
- **R** (s_i, s_{i+1}) : characteristic fct. of the transition relation,
- $L(s_j)$: characteristic fct. of the label function L,
- $P_k(\varphi)$: characteristic fct. of φ at depth k.

BURG

Safety

Specify invariants of the system:

AGsafe

■ BMC-formulation for refuting safety (= proving **EF**¬*safe*):

$$I(s_0) \wedge \bigwedge_{i=0}^{k-1} T(s_i, s_{i+1}) \wedge \neg safe(s_k)$$

124 / 192

Liveness

Specified in temporal logic:

$\mathbf{AF} good$

- Refutation of liveness (= proving EG¬good) requires infinitely long paths!
- If AF good is violated, there is a "lasso" on which all states satisfy ¬good
- BMC-formulation:

$$I(s_0) \wedge \bigwedge_{i=0}^k T(s_i, s_{i+1}) \wedge \bigwedge_{i=0}^k \neg \mathsf{good}(s_i) \wedge \bigvee_{l=0}^k (s_l = s_{k+1})$$

BURG

BMC Example Safety – 2-Bit Counter

Requirement: State (1,1) may not reached, or later an overflow will occur, i.e. the following must hold:

 $AG(\neg(b \land a)) \Leftrightarrow \neg EF(b \land a)$





BMC Example Safety – 2-Bit Counter

Requirement: State (1,1) may not reached, or later an overflow will occur, i.e. the following must hold:

 $AG(\neg(b \land a)) \Leftrightarrow \neg EF(b \land a)$

Possible query: Can one reach (1,1) from the initial state (0,0) in \leq 2 steps?





BMC Example Safety – 2-Bit Counter

Requirement: State (1,1) may not reached, or later an overflow will occur, i.e. the following must hold:

 $AG(\neg(b \land a)) \Leftrightarrow \neg EF(b \land a)$

Possible query: Can one reach (1,1) from the initial state (0,0) in \leq 2 steps?

 \Rightarrow $M \models_2 \varphi$ with $\varphi = \mathbf{EF}(b \land a)$?

$$\Rightarrow I(s_0) = \neg b_0 \wedge \neg a_0$$

$$\Rightarrow R(s_0,s_1) = (b_1 \leftrightarrow (b_0 \oplus a_0)) \land (a_1 \leftrightarrow \neg a_0)$$

$$\Rightarrow R(s_1,s_2) = (b_2 \leftrightarrow (b_1 \oplus a_1)) \land (a_2 \leftrightarrow \neg a_1)$$

$$\Rightarrow P_2(\varphi) = (b_0 \wedge a_0) \vee (b_1 \wedge a_1) \vee (b_2 \wedge a_2)$$

$$\Rightarrow \ \llbracket M, \varphi \rrbracket_2 = I(s_0) \land R(s_0, s_1) \land R(s_1, s_2) \land P_2(\varphi)$$

$$\Rightarrow \llbracket M, \varphi \rrbracket_2 = 0$$

Starting from (0,0), (1,1) cannot reached in max. 2 steps $\Rightarrow M \not\models_2 \phi!$





VTSA'15



BMC Example Safety - 2-Bit Counter

Requirement: State (1,1) may not reached, or later an overflow will occur, i.e. the following must hold:

 $AG(\neg(b \land a)) \Leftrightarrow \neg EF(b \land a)$

Possible query: Can one reach (1,1) from the initial state (0,0) in \leq 2 steps?

 \Rightarrow *M* $\models_2 \varphi$ with $\varphi = \mathbf{EF}(b \land a)$?

$$\Rightarrow I(s_0) = \neg b_0 \wedge \neg a_0$$

$$\Rightarrow R(s_0,s_1) = (b_1 \leftrightarrow (b_0 \oplus a_0)) \land (a_1 \leftrightarrow \neg a_0)$$

$$\Rightarrow R(s_1,s_2) = (b_2 \leftrightarrow (b_1 \oplus a_1)) \land (a_2 \leftrightarrow \neg a_1)$$

$$\Rightarrow P_2(\varphi) = (b_0 \wedge a_0) \vee (b_1 \wedge a_1) \vee (b_2 \wedge a_2)$$

$$\Rightarrow \llbracket M, \varphi \rrbracket_2 = I(s_0) \land R(s_0, s_1) \land R(s_1, s_2) \land P_2(\varphi)$$

$$\Rightarrow \llbracket M, \varphi \rrbracket_2 = 0$$

⇒ Starting from (0,0), (1,1) cannot reached in max. 2 steps ⇒ $M \not\models_2 \varphi!$

But:
$$M \not\models \mathbf{AG}(\neg (b \land a)) \Leftrightarrow M \not\models \neg \mathbf{EF}(b \land a)!$$



Tobias Schubert - SAT-based Test & Verification

126 / 192

BMC Example Liveness - Modified 2-Bit counter

Requirement: State (1,1) must be reachable from every state, i.e. the following must hold:

 $AF(b \land a) \Leftrightarrow \neg EG(\neg (b \land a))$




BMC Example Liveness - Modified 2-Bit counter

Requirement: State (1,1) must be reachable from every state, i.e. the following must hold:

 $AF(b \land a) \Leftrightarrow \neg EG(\neg (b \land a))$

Counterexample exists iff from the initial state (0,0) there exists a path of length *k* that belongs to a cycle, and in no state of this path $(b \land a)$ holds. Given k = 2 and $\varphi = \mathbf{EG}(\neg (b \land a))$:



BMC Example Liveness - Modified 2-Bit counter

Requirement: State (1,1) must be reachable from every state, i.e. the following must hold:

 $AF(b \land a) \Leftrightarrow \neg EG(\neg (b \land a))$

Counterexample exists iff from the initial state (0,0) there exists a path of length *k* that belongs to a cycle, and in no state of this path $(b \land a)$ holds. Given k = 2 and $\varphi = \mathbf{EG}(\neg (b \land a))$:

$$\Rightarrow I(s_0) = \neg b_0 \land \neg a_0$$

$$\Rightarrow R(s_i, s_{i+1}) = ((b_{i+1} \leftrightarrow (b_i \oplus a_i)) \land (a_{i+1} \leftrightarrow \neg a_i)) \lor (b_{i+1} \land \neg a_{i+1} \land b_i \land \neg a_i) \text{ with } i = 0, 1, 2$$

$$\Rightarrow P_2(\varphi) = (\neg b_0 \lor \neg a_0) \land (\neg b_1 \lor \neg a_1) \land (\neg b_2 \lor \neg a_2)$$

$$\Rightarrow [s_3 \equiv s_i] = (b_3 \leftrightarrow b_i) \land (a_3 \leftrightarrow a_i) \text{ with } i = 0, 1, 2$$

$$\Rightarrow [M, \varphi]_2 = I(s_0) \land \left[\bigwedge_{i=0}^2 R(s_i, s_{i+1}) \right] \land \left[\bigvee_{i=0}^2 [s_3 \equiv s_i] \right] \land P_2(\varphi)$$

$$\Rightarrow [M, \varphi]_2 = \neg b_0 \land \neg a_0 \land \neg b_1 \land a_1 \land b_2 \land \neg a_2 \land b_3 \land \neg a_3$$

$$\Rightarrow \text{ Counterexample found!}$$



Tobias Schubert – SAT-based Test & Verification



- BMC can be used to disprove invariants $\mathbf{AG}\varphi$
 - ... by proving $\mathbf{EF} \neg \varphi$ considering paths of length k
 - If paths longer than k are needed for the proof, then BMC fails
- BMC can be used to disprove liveness properties like AF \u03c6
 - ... by proving **EG** $\neg \phi$ considering "lassos" of length *k*
 - If lassos longer than k are needed for the proof, then BMC fails
- In the following we restrict ourselves to invariants / safety properties



Usage of BMC to falsify Safety Properties

Idea: Restrict system behavior to runs of some given bounded length, i.e. runs with a bounded number of transition steps





VTSA'15

Usage of BMC to falsify Safety Properties

Idea: If the restricted system is unsafe (i.e. violates some safety property, state invariant) then the original system is unsafe, too



Usage of BMC in the Verification Domain



- Initial state I, transition relation T, property P
- lterative unrolling of the system for k = 0, 1, ..., K up to a given maximal unrolling depth K

$$\mathsf{BMC}_k = I^0 \wedge \bigwedge_{i=0}^{k-1} T^{i,i+1} \wedge \neg P^k$$

- Convert BMC_k into CNF by Tseitin transformation and solve it using a SAT solver
 - **CNF** satisfiable \Rightarrow Invariant condition *P* violated after *k* steps
 - **CNF** unsatisfiable \Rightarrow no conclusion, next iteration step

VTSA'15

RURG

- Typically, BMC is used as an efficient means to find errors in a system *M*, i.e. is there a k > 0 such that we can reach a state violating φ for a given invariant AGφ?
- BMC is really efficient if there is a short error path
- Without extensions it is not possible to prove that φ holds for all reachable states
- Bounded Model Checking \rightarrow Model Checking
 - Computing the "radius" of the Kripke structure
 - k-induction
 - Craig interpolation

132/192

Observation



$$k = i: \quad I^0 \wedge T^{0,1} \wedge T^{1,2} \wedge \dots \wedge T^{i-1,i} \wedge \neg P^i$$

 $k = i + 1: \quad I^0 \wedge T^{0,1} \wedge T^{1,2} \wedge \dots \wedge T^{i-1,i} \wedge T^{i,i+1} \wedge \neg P^{i+1}$

- The main part of the formula remains unchanged
- $\blacksquare \neg P^i$ has to be removed
- $T^{i,i+1} \land \neg P^{i+1}$ has to be added
- How to profit from the similarity between those problems?

VTSA'15

Tobias Schubert - SAT-based Test & Verification

133 / 192

- In many practical applications not only in the area of BMC often several SAT instances are generated to solve a real-world problem
- Generated SAT instances are often very similar and contain identical subformulas
- Idea: Instead of constructing and solving each instance separately, the SAT formula is processed incrementally
- Knowledge learnt so far (conflict clauses, variable activity, ...) can be re-used in later instances
- Standard feature of all modern SAT solvers

Main idea

Make use of the knowledge learnt in the previous instance by re-using the learnt conflict clauses

Question

Is this always allowed?



- Idea: Make use of the knowledge learnt in the previous instance by re-using the learnt conflict clauses.
- Question: Is this always allowed?
- Observation
 - If *c* is a conflict clause for SAT instance *A* with CNF *CNF*_{*A*}, then $CNF_A \Rightarrow c$
 - If instance *B* results from *A* just by adding clauses (i.e. $CNF_B \supseteq CNF_A$), then $CNF_B \Rightarrow c$ holds as well
 - Conflict clauses be may re-used then
- But what if $CNF_B \supseteq CNF_A$ does not hold?

- General case: CNF_A contains clauses that do not occur in CNF_B anymore
- Now we need for each conflict clause c the information about the set of original clauses it was derived from
- Remember: Conflict clauses result from original and/or conflict clauses by resolution (~> implication graph)
- ⇒ Conflict clauses which are derived from original clauses in $CNF_A \setminus CNF_B$ are not allowed to be added to CNF_B !



Illustration: Re-using Clauses



VTSA'15

Tobias Schubert - SAT-based Test & Verification

138 / 192

Illustration: Re-using Clauses



Illustration: Re-using Clauses



Tobias Schubert - SAT-based Test & Verification

Incremental SAT Solving with Assumptions

In general, storing which conflict clause depends on which original clauses is too expensive! Here is the most common approach to solve the problem:

Activation variables and assumptions

- Use "special" new de-activation variables d_i
- For clauses *c* which should be removable from the clause set, a positive de-activation literal is added: $c := c \cup d_i$
- There are only positive occurrences of de-activation variables!

Turning *c* on and off:

- Turning on by $d_i = 0$
- Turning off by $d_i = 1$



Incremental SAT Solving with Assumptions

In general, storing which conflict clause depends on which original clauses is too expensive! Here is the most common approach to solve the problem:

Activation variables and assumptions

- Use "special" new de-activation variables d_i
- For clauses *c* which should be removable from the clause set, a positive de-activation literal is added: $c := c \cup d_i$
- There are only positive occurrences of de-activation variables!

Turning *c* on and off:

- Turning on by $d_i = 0$
- Turning off by $d_i = 1$

Example

$\varphi = (a \lor b) \land (\neg c \lor d)$	Initial formula
$\varphi_{0/\neg d_0} = (a \lor b) \land (\neg c \lor d) \land (b \lor d_0)$	incr. step 0
$\varphi_{1/d_0,\neg d_1} = (a \lor b) \land (\neg c \lor d) \land (b \lor d_0) \land (d \lor d_1)$	incr. step 1

141 / 192

BURG

Incremental SAT Solving with Assumptions

Activation variables and assumptions

- De-activation variables are assigned by assumptions before SAT solving (activating / de-activating clauses)
- Assumptions can not be changed during SAT solving (Note: Unit clauses and assumptions are not the same!)
- Important observation: All conflict clauses resulting from $c \cup d_i$ by resolution contain literal d_i
- ⇒ If $c \cup d_i$ is turned off in the next run, i.e., d_i is set to 1 by assumption, then all conflict clauses depending on $c \cup d_i$ are turned off as well!

. . . .

Incremental SAT Solving and BMC



$$k = i: \quad I^{0} \wedge T^{0,1} \wedge T^{1,2} \wedge \dots \wedge T^{i-1,i} \wedge \neg \mathbf{P}^{i}$$

$$k = i+1: \quad I^{0} \wedge T^{0,1} \wedge T^{1,2} \wedge \dots \wedge T^{i-1,i} \wedge T^{i,i+1} \wedge \neg \mathbf{P}^{i+1}$$

- Add de-activation literal d_i for each clause representing $\neg P^i$
- For k = i activate $\neg P^i$ by assumption $d_i = 0$
- For k > i de-activate $\neg P^i$ by assumption $d_i = 1$
- All knowledge / conflict clauses learnt for k = i can be re-used (except the knowledge depending on $\neg P^i$)



VTSA'15

Outline



Hybrid Systems

Typically, embedded systems are characterized by the combination of discrete and continuous variables

iSAT

Satisfiability and BMC checker for quantifier-free Boolean combinations of arithmetic constraints over the reals and integers



iSAT

Not a "pure" SAT-Modulo-Theory solver



Can be seen as a generalization of a SAT solver

- Branch-and-deduce framework inherited from SAT
- Deduction rule for clauses
 - Unit propagation
- Deduction rules for arithmetic operators
 - Interval constraint propagation



Satisfiability Modulo Theory – ICP

Interval Constraint Propagation (ICP)

$$h_1 = z^2, z \in [3,7], h_1 \in [-2,25]$$



Tobias Schubert - SAT-based Test & Verification

Satisfiability Modulo Theory – BMC Mode of iSAT



VTSA'15

Tobias Schubert - SAT-based Test & Verification

148 / 192

iSAT

- All acceleration techniques known from modern SAT solvers also apply to arithmetic constraints
 - Conflict-driven learning
 - Non-chronological backtracking
 - 2-watched-literal scheme
 - Restarts
 - Conflict clause deletion
 - Efficient decision heuristics

- $c_1: (\neg a \lor \neg c \lor d)$
- $c_2: \land (\neg a \lor \neg b \lor c)$
- $c_3: \land (\neg c \lor \neg d)$
- c_4 : $\land (b \lor x \ge -2)$
- $c_5: \land (x \ge 4 \lor y \le 0 \lor h_3 \ge 6.2)$
- c_6 : $\wedge h_1 = x^2$
- $c_7: \wedge h_2 = -2 \cdot y$
- $c_8: \wedge h_3 = h_1 + h_2$

- Use Tseitin-style transformation to rewrite input formula into a conjunction of constraints
 - ▷ *n*-ary disjunctions of bounds ('clauses')
 - Arithmetic constraints having at most one operation symbol
- Boolean variables are regarded as 0-1 integer variables. Allows identification of literals with bounds on Booleans

 $b \equiv b \ge 1$ $\neg b \equiv b \le 0$

• Auxiliary variables h_1, h_2, h_3 are used for decomposition of complex constraint $x^2 - 2y \ge 6.2$.

BURG

150 / 192



- $c_2: \land (\neg a \lor \neg b \lor c)$
- $c_3: \wedge (\neg c \vee \neg d)$
- c_4 : \land ($b \lor x \ge -2$)
- $c_5: \land (x \ge 4 \lor y \le 0 \lor h_3 \ge 6.2)$
- $c_6: \wedge h_1 = x^2$
- $c_7: \wedge h_2 = -2 \cdot y$
- $\boldsymbol{c_8}: \wedge \boldsymbol{h_3} = \boldsymbol{h_1} + \boldsymbol{h_2}$





- $c_1: (\neg a \lor \neg c \lor d)$
- $c_2: \land (\neg a \lor \neg b \lor c)$
- $c_3: \land (\neg c \lor \neg d)$
- $c_4: \wedge (b \lor x \ge -2)$
- $c_5: \land (x \ge 4 \lor y \le 0 \lor h_3 \ge 6.2)$
- $c_6: \wedge h_1 = x^2$
- $c_7: \wedge h_2 = -2 \cdot y$
- $\boldsymbol{c_8}: \quad \wedge \ \boldsymbol{h_3} = \boldsymbol{h_1} + \boldsymbol{h_2}$





VTSA'15

Tobias Schubert - SAT-based Test & Verification

- $c_1: (\neg a \lor \neg c \lor d)$
- $c_2: \land (\neg a \lor \neg b \lor c)$
- $c_3: \land (\neg c \lor \neg d)$
- $c_4: \wedge (b \lor x \ge -2)$
- $c_5: \land (x \ge 4 \lor y \le 0 \lor h_3 \ge 6.2)$
- $c_6: \wedge h_1 = x^2$
- $c_7: \quad \wedge \ h_2 = -2 \cdot y$
- $\boldsymbol{c_8}: \wedge \boldsymbol{h_3} = \boldsymbol{h_1} + \boldsymbol{h_2}$
- $c_9: \land (\neg a \lor \neg c)$





Tobias Schubert - SAT-based Test & Verification

- $c_1: (\neg a \lor \neg c \lor d)$
- $c_2: \land (\neg a \lor \neg b \lor c)$
- $c_3: \land (\neg c \lor \neg d)$
- $c_4: \land (b \lor x \ge -2)$
- $c_5: \land (x \ge 4 \lor y \le 0 \lor h_3 \ge 6.2)$
- $c_6: \wedge h_1 = x^2$
- $c_7: \quad \wedge \ h_2 = -2 \cdot y$
- $\boldsymbol{c_8}: \wedge \boldsymbol{h_3} = \boldsymbol{h_1} + \boldsymbol{h_2}$
- $c_9: \land (\neg a \lor \neg c)$





- $c_1: (\neg a \lor \neg c \lor d)$
- $c_2: \land (\neg a \lor \neg b \lor c)$
- $c_3: \land (\neg c \lor \neg d)$
- $c_4: \wedge (b \lor x \ge -2)$
- $c_5: \land (x \ge 4 \lor y \le 0 \lor h_3 \ge 6.2)$
- $c_6: \wedge h_1 = x^2$
- $c_7: \quad \wedge \ h_2 = -2 \cdot y$
- $\boldsymbol{c_8}: \wedge \boldsymbol{h_3} = \boldsymbol{h_1} + \boldsymbol{h_2}$
- $c_9: \land (\neg a \lor \neg c)$





- $c_1: (\neg a \lor \neg c \lor d)$
- $c_2: \land (\neg a \lor \neg b \lor c)$
- $c_3: \land (\neg c \lor \neg d)$
- $c_4: \land (b \lor x \ge -2)$
- $c_5: \land (x \ge 4 \lor y \le 0 \lor h_3 \ge 6.2)$
- $c_6: \wedge h_1 = x^2$
- $c_7: \quad \wedge \ h_2 = -2 \cdot y$
- $\boldsymbol{c_8}: \wedge \boldsymbol{h_3} = \boldsymbol{h_1} + \boldsymbol{h_2}$
- $c_9: \land (\neg a \lor \neg c)$



Tobias Schubert - SAT-based Test & Verification

150 / 192

UNI Freiburg

- $c_1: (\neg a \lor \neg c \lor d)$
- $c_2: \land (\neg a \lor \neg b \lor c)$
- $c_3: \wedge (\neg c \vee \neg d)$
- c_4 : $\land (b \lor x \ge -2)$
- $c_5: \land (x \ge 4 \lor y \le 0 \lor h_3 \ge 6.2)$
- $c_6: \wedge h_1 = x^2$
- $c_7: \quad \wedge \ h_2 = -2 \cdot y$
- $\boldsymbol{c_8}: \quad \wedge \ \boldsymbol{h_3} = \boldsymbol{h_1} + \boldsymbol{h_2}$
- $c_9: \land (\neg a \lor \neg c)$
- $c_{10}: \land (x < -2 \lor y < 4 \lor x > 3)$



Conflict clause = symbolic description of a rectangular region of the search space which is excluded from future search



- $c_1: (\neg a \lor \neg c \lor d)$
- $c_2: \land (\neg a \lor \neg b \lor c)$
- $c_3: \land (\neg c \lor \neg d)$
- c_4 : $\land (b \lor x \ge -2)$
- $c_5: \land (x \ge 4 \lor y \le 0 \lor h_3 \ge 6.2)$
- $c_6: \wedge h_1 = x^2$
- $c_7: \quad \wedge \ h_2 = -2 \cdot y$
- $\boldsymbol{c_8}: \quad \wedge \ \boldsymbol{h_3} = \boldsymbol{h_1} + \boldsymbol{h_2}$
- $c_9: \land (\neg a \lor \neg c)$
- $c_{10}: \land (x < -2 \lor y < 4 \lor x > 3)$





- $c_1: (\neg a \lor \neg c \lor d)$
- $c_2: \land (\neg a \lor \neg b \lor c)$
- $c_3: \land (\neg c \lor \neg d)$
- c_4 : $\land (b \lor x \ge -2)$
- $c_5: \land (x \ge 4 \lor y \le 0 \lor h_3 \ge 6.2)$
- $c_6: \wedge h_1 = x^2$
- $c_7: \wedge h_2 = -2 \cdot y$
- $\boldsymbol{c_8}: \quad \wedge \ \boldsymbol{h_3} = \boldsymbol{h_1} + \boldsymbol{h_2}$
- $c_9: \land (\neg a \lor \neg c)$
- $c_{10}: \land (x < -2 \lor y < 4 \lor x > 3)$



- Continue do split and deduce until either
 - ▷ formula turns out to be UNSAT (unresolvable conflict),
 - ▷ formula turns out to be SAT (point interval),
 - solver is left with 'sufficiently small' portion of the search space for which it cannot derive any contradiction.
- Avoid infinite splitting and deduction
 - Minimal splitting width
 - Discard a deduced bound if it yields small progress on

150 / 192

Tobias Schubert - SAT-based Test & Verification

Remarks

- All variables have to be bounded initially
- Reliable results due to outward rounding
- Further features
 - Clever normalization rules
 - Continue search after "unknown"
 - Proof of unsatisfiability
 - Unbounded model checking using interpolants
 - Handling of stochastic constraint systems
 - Parallelization based on message passing


Example: Train Separation in Absolute Braking Distance

- Part of the forthcoming European Train Control Standard
- Minimal distance between two trains equals braking distance plus safety margin



- First train reports position of its end to the second train every 8 seconds
- Controller of the second train automatically initiates braking to maintain safety margin



Top-level view of the Matlab/Simulink model for two trains



Example: Train Separation in Absolute Braking Distance



Model of controller and train dynamics

Safety property to be checked: Does the controller guarantee that collisions aren't possible?



VTSA'15

Example: Train Separation in Absolute Braking Distance



Tobias Schubert - SAT-based Test & Verification

Example: Train Separation in Absolute Braking Distance



-- relay block: when the relay is on, it remains on until the input -- drops below the value of the switch off point parameter. When the -- relay is off, it remains off until the input exceeds the value of -- the switch on point parameter. (!is.on and h >= param.on) -> (is.on' and brake); (!is.on and h < param.on) -> (!is.on' and !brake); (is.on and h <= param.off) -> (!is.on' and !brake); (is.on and h > param.off) -> (is.in' and brake);

155 / 192

BURG

Example: Train Separation in Absolute Braking Distance



Example: Train Separation in Absolute Braking Distance



Simulation



From top to bottom positions, accelerations, speeds, and distances of the two trains are shown

Tobias Schubert - SAT-based Test & Verification

157 / 192

BURG

ZW

Outline



Tobias Schubert - SAT-based Test & Verification



Max-SAT

Given a CNF φ , find a truth assignment for all variables that satisfies the maximum number of clauses within φ

Variants of Max-SAT

- Partial Max-SAT
 - φ consists of hard and soft clauses
 - All hard clauses must be satisfied
 - Maximize number of satisfied soft clauses
- Weighted Max-SAT
- Weighted Partial Max-SAT

Solving (Partial) Max-SAT using SAT Algorithms

- Each soft clause gets extended by a fresh "trigger" variable: $(x_1 \lor x_2) \rightsquigarrow (t_1 \lor x_1 \lor x_2)$
- By construction, after adding trigger variables all soft clauses can be satisfied simultaneously
- Now, Max-SAT corresponds to minimizing k in $\sum_{c=1}^{m} t_c \le k$ with m representing the number of soft clauses
- Encode $\sum_{c=1}^{m} t_c \le k$ with a bitonic sorting network (unary representation), convert it to CNF, and add it to the formula
- Solve the Max-SAT problem by using incremental SAT solving, iterating over k

Bitonic Sorting Network



Each arrow in the example above represents a comparator (half adder):

 $comp(x_1, x_2, y_1, y_2) \leftrightarrow ((y_1 \leftrightarrow x_1 \lor x_2) \land (y_2 \leftrightarrow x_1 \land x_2))$

Using Tseitin encoding each comparator can be modeled with 2 auxiliary variables & 6 clauses

VTSA'15

Tobias Schubert - SAT-based Test & Verification

161 / 192

BURG

-=

Production of circuits is erroneous

- Various types and sources of faults
- Covered here: Small-delay faults



Sensitizable Paths and Small Delay Faults



Sensitizable path: Transition from input to output

Length of a path according to sum of gate delays



Sensitizable Paths and Small Delay Faults



- Small delay faults: Assume additional delay for one gate
- Output transition too late for clock
- The longer the path the higher the detection quality
- Two-pattern delay test

VTSA'15

RURG

Production of circuits is erroneous

- Various types and sources of faults
- Covered here: Small-delay faults
- General workflow
 - Predefined paths obtained from path analysis tool
 - Sensitize all target paths using as less patterns as possible to reduce overall test overhead
 - Test pattern relaxation
- Approach
 - SAT-based maximization of sensitized target paths

Maximization of Sensitized Target Paths using Partial Max-SAT



- s^{P_i} indicates whether a path *p* is sensitized or not
- $< s^{P_i}, \dots, s^{P_n} >$ gets sorted by 1's and 0's
- $\blacksquare < SO_1, \dots, SO_n > \, = \, < 1, \dots, 1, 0, \dots, 0 >$
- Setting SO_i to 1 forces the solver to sensitize at least i paths

VTSA'15

Tobias Schubert - SAT-based Test & Verification

166 / 192

BURG

Production of circuits is erroneous

- Various types and sources of faults
- Covered here: Small-delay faults
- General workflow
 - Predefined paths obtained from path analysis tool
 - Sensitize all target paths using as less patterns as possible to reduce overall test overhead
 - Test pattern relaxation
- Approach
 - SAT-based maximization of sensitized target paths
- Results
 - Applicable to large industrial circuits
 - Significantly reduced number of test patterns compared to other state-of-the-art approaches

UNI FREIBURG

Outline





Quantified Boolean Formula (QBF)

- Extension of SAT where the variables are either universal or existential quantified
- Example

$$\Psi = \underbrace{\exists x_1 \forall x_2, x_3 \exists x_4, \dots, x_n}_{\text{prefix}} \underbrace{\varphi(x_1, \dots, x_n)}_{\text{matrix}(CNF)}$$

- Semantics (for this particular example)
 - Ψ is satisfied iff there exists one assignment for x₁ such that for every assignment of x₂ and x₃, there exists one assignment for x₄,...,x_n, such that φ is satisfied

Motivation

- Parts of the pattern get unspecified (don't care) → test cube
- Test properties still hold
- Reduced overall test overhead
- Focus of this work: Test cube generation with maximum number of don't cares ~→ optimal test cube

Fault model considered here

Again, small-delay Faults

170 / 192

Modeling Don't Cares with QBF



- \Rightarrow *F* can be set to 1, even if *B* is unspecified!
- \Rightarrow Don't cares can be represented by \forall variables





Test Pattern Relaxation using QBF



Identifying small-delay faults requires two timeframes

- Test cube with maximum number of unspecified inputs using QBF
- Quantify unspecified inputs universally, specified ones existentially
- If a path for small-delay fault is sensitizable: Universally quantified inputs: Excluded from test cube Existential quantified inputs: Test cube
- But: The quantifier of a variable cannot be changed in QBF
- ⇒ Unspecified inputs are not known a-priori
- \Rightarrow Which inputs have to be quantified universally?

VTSA'15

172 / 192

BURG

Test Pattern Relaxation using QBF



 $\Psi = \exists SO_1, \dots, SO_n, S_1, \dots, S_n, E_1, \dots, E_n \forall A_1, \dots, A_n \exists \dots \varphi_{circ.} \land \varphi_{prop.} \land \varphi_{mux} \land \varphi_{bsn} \land SO_k$

- Dynamic choice of (un-)specified inputs using multiplexers
- Select input S_i switches between specified $(S_i = 0 \rightsquigarrow \exists E_i)$ and unspecified $(S_i = 1 \rightsquigarrow \forall A_i)$ for any primary input I_i
- Find the maximum number of multiplexer select inputs that can be set to 1
- Search for k, such that: Path is sensitizable with k unspecified inputs ($SO_k = 1$), but not with k + 1 ($SO_{k+1} = 0$)
- ⇒ Optimal test cube, i.e., maximum number of don't cares

VTSA'15

Tobias Schubert - SAT-based Test & Verification

173 / 192

BURG

Outline



Motivation - Equivalence Checking



Are implementation and specification equivalent?



Motivation - Partial Equivalence Checking



Realizability, i.e. are there implementations of the black boxes (BBs) such that implementation and specification are equivalent?

BURG

VTSA'15

Tobias Schubert - SAT-based Test & Verification

QBF vs. Dependency-QBF (DQBF)



Expressible with QBF



VTSA'15

Tobias Schubert - SAT-based Test & Verification

QBF vs. Dependency-QBF (DQBF)



- Expressible with QBF
- \Rightarrow Approximation
- BBs read all inputs

VTSA'15

Tobias Schubert - SAT-based Test & Verification

BURG

QBF vs. Dependency-QBF (DQBF)



- Expressible with QBF
- \Rightarrow Approximation
- BBs read all inputs

- Expressible with DQBF
- $\Rightarrow \ \text{More precise}$
 - BBs read actual inputs



VTSA'15

Tobias Schubert - SAT-based Test & Verification

QBF

- Linear quantifier-order
- Existentially quantified variables depend on all universally quantified variables left of it

DQBF

- Non-linear quantifier-order
- Dependencies between variables are explicitly expressible

$$\psi_{DQBF} = \overbrace{\forall x_1 \forall x_2 \exists y_1}^Q \underbrace{\exists y_2}_{\{x_1\}} \exists y_2 \underbrace{\{x_2\}}_{\{x_2\}} : \varphi$$

178 / 192

1.75

$$\psi_{QBF} = \overbrace{\forall x_1 \forall x_2 \exists y_1 \exists y_2}^Q : \varphi$$

$$\psi_{DQBF} = \forall x_1 \forall x_2 \exists y_{1\{x_1\}} \exists y_{2\{x_2\}} : \varphi$$

Additional constraints compared to QBF

- For the same assignment of all ∀ variables u ∈ dep(e) the assignment of the ∃ variable e has to be the same
- For different assignments of at least one ∀ variable u ∈ dep(e) the assignment of the ∃ variable e is allowed to change



QBF and DQBF for Partial Equivalence Checking

DQBF

QBF

- Does not take dependencies between BBs into account
- BBs read all circuit inputs
- UNSAT \Rightarrow unrealizability
- SAT ⇒ realizability

- BBs read only affecting signals
- UNSAT ⇒ unrealizability
- SAT ⇒ realizability

For one black box QBF is as accurate as DQBF!



Tobias Schubert – SAT-based Test & Verification



Tobias Schubert - SAT-based Test & Verification

181 / 192









VTSA'15

Tobias Schubert - SAT-based Test & Verification




























Henkin Quantified Solver (HQS)



182 / 192

BURG

Main Idea behind HQS - Acyclic Dependency Graph



VTSA'15

183 / 192

BURG

Outline



#SAT

- Given a CNF φ , count how many disjoint truth assignments satisfy φ
- #SAT solver have to continue search after one solution has been found
- With *n* variables, φ can have up to 2^n satisfying assignments
- #SAT corresponds to model counting, not enumerating all satisfying assignments
- Accelerating techniques differ from classical SAT solving
 - Caching of already analyzed sub-formulae: $[\phi', M_{\phi'}]$

Component analysis: $\varphi = \varphi' \land \varphi'' \Rightarrow M_{\varphi} = M_{\varphi'} \cdot M_{\varphi''}$

Different approaches: Exact vs. approximate model counting



$$\varphi = (v_1 \lor \neg v_2) \land (v_1 \lor v_2 \lor v_3) \land (\neg v_4 \lor v_5) \land (\neg v_3 \lor v_5)$$



VTSA'15

Tobias Schubert - SAT-based Test & Verification







186 / 192







186 / 192

VTSA'15

Tobias Schubert - SAT-based Test & Verification





Tobias Schubert - SAT-based Test & Verification

186 / 192

- Store model counts of sub-formulas in a cache
- Do not compute the result for the same sub-formula twice



- Store model counts of sub-formulas in a cache
- Do not compute the result for the same sub-formula twice

$$\varphi = (v_1 \lor v_2 \lor v_3) \land (\neg v_1 \lor v_2 \lor v_3)$$

- Store model counts of sub-formulas in a cache
- Do not compute the result for the same sub-formula twice



- Store model counts of sub-formulas in a cache
- Do not compute the result for the same sub-formula twice



- Store model counts of sub-formulas in a cache
- Do not compute the result for the same sub-formula twice



- Store model counts of sub-formulas in a cache
- Do not compute the result for the same sub-formula twice



The formula might split into disjoint sub-formulas



The formula might split into disjoint sub-formulas



The formula might split into disjoint sub-formulas

- Assignment: $p_2 = false$



The formula might split into disjoint sub-formulas

- Assignment: $p_2 = false$
- Sub-formulas:

The formula might split into disjoint sub-formulas

- Assignment: p₂ = false
- Sub-formulas:

$$\varphi_1 = (a_1 \lor a_2 \lor a_3)$$

$$\varphi_2 = (b_1) \land (\neg b_3 \lor b_4) \land (\neg b_2)$$

Model count is computed by multiplying results for sub-formulas:

$$mc(\varphi|_{p_2=false}) = mc(\varphi_1) \cdot mc(\varphi_2) = 7 \cdot 3 = 21$$

- Extract secret information from a security circuit (AES, ...)
- Inject fault by increasing the clock frequency
- Incorrect output allows for calculation of secret



- Extract secret information from a security circuit (AES, ...)
- Inject fault by increasing the clock frequency
- Incorrect output allows for calculation of secret





- Extract secret information from a security circuit (AES, ...)
- Inject fault by increasing the clock frequency
- Incorrect output allows for calculation of secret



- Extract secret information from a security circuit (AES, ...)
- Inject fault by increasing the clock frequency
- Incorrect output allows for calculation of secret



Flip-flops store value on rising clock edge



- Extract secret information from a security circuit (AES, ...)
- Inject fault by increasing the clock frequency
- Incorrect output allows for calculation of secret



- Flip-flops store value on rising clock edge
- Successful injection: flip-flops store an incorrect value
- How likely is a successful injection for unknown input?

VTSA'15

Tobias Schubert - SAT-based Test & Verification

BURG

- 1 Encode combinational circuit and its timing as CNF formula φ with the tool WaveSAT¹
- 2 Make φ satisfiable iff at least one fault is injected
- 3 Add conditions for outputs that must be correct



¹M. Sauer et al. "Small-Delay-Fault ATPG with Waveform Accuracy". In: ICCAD 2012.

- 1 Encode combinational circuit and its timing as CNF formula φ with the tool WaveSAT¹
- 2 Make φ satisfiable iff at least one fault is injected
- 3 Add conditions for outputs that must be correct
- 4 Calculate number of satisfying assignments $mc(\varphi)$
- 5 $P(Successful \ Injection) = \frac{mc(\varphi)}{2^{\#circuit \ inputs}}$

¹ M. Sauer et al. "Small-Delay-Fault ATPG with Waveform Accuracy". In: ICCAD 2012.

VTSA'15

Tobias Schubert - SAT-based Test & Verification

190 / 192


Some Papers...

[Abraham, Schubert, Becker, Fränzle, Herde. Parallel SAT Solving in BMC. Logic & Computation, 2011]

[Burchard, Schubert, Becker. Laissez-Faire Caching for Parallel #SAT Solving. SAT, 2015]

[Feiten, Sauer, Schubert, Czutro, Boehl, Polian, Becker. #SAT-Based Vulnerability Analysis of Security Components – A Case Study. IEEE DFTS, 2012]

[Fränzle, Herde, Teige, Ratschan, Schubert. Efficient Solving of Large Non-linear Arithmetic Constraint Systems with Complex Boolean Structure. JSAT, 2007]

[Gitina, Wimmer, Reimer, Sauer, Scholl, Becker. Solving DQBF Through Quantifier Elimination. DATE, 2015]

[Kalinnik, Schubert, Abraham, Wimmer, Becker. Picoso - A Parallel Interval Constraint Solver. PDPTA, 2009]

[Lewis, Marin, Schubert, Narizzano, Becker, Giunchiglia. *Parallel QBF Solving with Advanced Knowledge Sharing*. Fundamenta Informaticae, 2011]

[Lewis, Schubert, Becker. Multithreaded SAT Solving. ASP-DAC, 2007]

[Reimer, Sauer, Schubert, Becker. Incremental Encoding and Solving of Cardinality Constraints. ATVA, 2014]

[Reimer, Sauer, Schubert, Becker. Using MaxBMC for Pareto-Optimal Circuit Initialization. DATE, 2014]

[Sauer, Czutro, Schubert, Hillebrecht, Polian, Becker. SAT-based Analysis of Sensitisable Paths. IEEE Design & Test of Computers, 2013]

[Sauer, Reimer, Schubert, Polian, Becker. *Efficient SAT-Based Dynamic Compaction and Relaxation for Longest Sensitizable Paths*. DATE, 2103]

[Sauer, Reimer, Polian, Schubert, Becker. Provably Optimal Test Cube Generation Using Quantified Boolean Formula Solving. ASP-DAC, 2013]

[Schubert, Lewis, Becker. Parallel SAT Solving with Threads and Message Passing. JSAT, 2009]

REIBURG